The Internet of Things/ Everything (IoT/E) will require billions of single or multiple MEMS/Sensors integrated in modules together with other functional building blocks like processor, memory, connectivity, built-in security, power management, energy harvesting, and battery charging. The success of IoT/E will also depend on the selection of the right Packaging Technology. The winner will be the one achieving the following key targets: best electrical and thermal system performance, miniaturization by dense system integration, effective MEMS/Sensors fusion into the systems, manufacturability in high volume at low cost. MEMS/Sensors packaging in low cost molded packages on large manufacturing formats has always been a challenge, whether because of the parameter drift of the sensors caused by the packaging itself or, as in many cases, the molded packaging technology is not compatible to the way MEMS/Sensors are working. Wafer-Level Packaging (WLP), namely Fan-Out WLP (FOWLP) technologies such as eWLB, WLFO, RCP, M-Series and InFO are showing good potential to meet those requirements and offer the envisioned system solutions. FOWLP will grow with CAGR between 50–80% until 2020, forecasted by the leading market research companies in this field. System integration solutions (WLSiP and WL3D) will dominate FOWLP volumes in the future compared to current single die FOWLP packages for mobile communication. The base technology is available and has proven maturity in high volume production, but for dense system integration of MEMS/Sensors, additional advanced building blocks need to be developed and qualified to extend the technology platform. The status and most recent developments on NANIUM's WLFO technology, which is based on Infineon's/Intel's eWLB technology, aiming to overcome the current limits for MEMS/Sensors integration, will be presented in this paper. This will cover the processing of Keep-Out Zones (KOZ) for MEMS/Sensors access to environment in molded wafer-level packages, mold stress relief on dies for MEMS/Sensors die decoupling from internal package stress, thin-film shielding using PVD seed layer as functional layer, and heterogeneous dielectrics stacking, in which different dielectric materials fulfill different functions in the package, including the ability to integrate Microfluidic.
Skip Nav Destination
Article navigation
Research Article|
January 01 2017
Integration of MEMS in Fan-Out Wafer-Level Packaging Technology based System-in-Package (WLSiP)
Additional Conferences (Device Packaging, HiTEC, HiTEN, and CICMT) (2017) 2017 (DPC): 1–23.
Citation
Steffen Kroehnert, André Cardoso, Steffen Kroehnert, Raquel Pinto, Elisabete Fernandes, Isabel Barros; Integration of MEMS in Fan-Out Wafer-Level Packaging Technology based System-in-Package (WLSiP). Additional Conferences (Device Packaging, HiTEC, HiTEN, and CICMT) 1 January 2017; 2017 (DPC): 1–23. doi: https://doi.org/10.4071/2017DPC-TP2_Presentation6
Download citation file:

Citing articles via
Silicon Carbide Junction Field Effect Transistor Compact Model for Extreme Environment Integrated Circuit Design
S. Perez, A.M. Francis, J. Holmes, T. Vrotsos
Smart Ultrasonic Welding – A Versatile Interconnection Technology for Power Electronics Packaging
Matthias Hunstig, Sebastian Holtkämper, Lars Helmich, Michael Brökelmann
A High Temperature SOI-CMOS Chipset Focusing Sensor Electronics for Operating Temperatures up to 300 °C
Holger Kappert, Sebastian Braun, Norbert Kordas, Andre Kosfeld, Alexander Utz, Constanze Weber, Olaf Rämer, Malte Spanier, Martin Ihle, Steffen Ziesche, Rainer Kokozinski
Bridging the Gap: A Qualitative Study on the Viability and Performance of Metalized Polyetherimide (PEI) Film Capacitors at High Temperature
Daniel Tyler, Svetlana Lukich, Raul DePersia, Chase Guilbeau, Mark Carter