Skip Nav Destination
Co-optimized Reliability and Parasitic inductance in Small Footprint Vertical Silicon Carbide MOSFET
Additional Conferences (Device Packaging, HiTEC, HiTEN, and CICMT) (2018) 2018 (HiTEC): 000087–000092.
This article has been cited by the following articles in journals that are participating in CrossRef Cited-by Linking.
Vertically Stacked, Flip-Chip Wide Bandgap MOSFET Co-Optimized for Reliability and Switching Performance
- Mahsa Montazeri
- David R. Huitink
- Andrea Wallace
- Hongwu Peng
- Sayan Seal
- Fang Luo
- H. Alan Mantooth
IEEE Journal of Emerging and Selected Topics in Power Electronics (2021) 9 (4): 3904.