The results of bonding and stress testing of Cu/Sn-Cu bonded dice and Cu-Cu thermocompression bonded dice at 10μm and 15μm pitch in large area arrays are shown. The interconnect bonding process pressure and temperature required for the formation of low resistance (<100 mΩ), high yielding (99.99 % individual bond yield), and reliable interconnects is described. In the case of Cu/Sn-Cu, use of a mechanical key was found to improve yield. A run of 22 consecutive bond pairs was made with the mechanical key, resulting in 98 % aggregate channel yield at 10μm pitch in area arrays containing 325,632 individual bonds per die to achieve an interconnect density of 106 / cm2. SEM cross sections of Cu/Sn-Cu and Cu-Cu bonded samples and EDS analysis of Cu/Sn intermetallic compounds both before and after stress testing are presented. The results of thermal cycling and humidity-temperature testing on electrical yield and resistance are presented for Cu/Sn-Cu with underfill. Comparison of the electrical and shear test performance of Cu/Sn-Cu and Cu-Cu is made. Low temperature bonding (at 210°C, below the melting point of tin) is demonstrated to produce high electrical yield, high shear strength and similar intermetallic compound formation to devices bonded at 300°C. The low temperature process may prove useful for integrating IC devices that have low thermal budgets.
Skip Nav Destination
Article navigation
Research Article|
January 01 2010
Low Temperature Bonding of High Density Large Area Array Interconnects for 3D Integration
Jason D. Reed;
Center for Materials and Electronic Technologies, RTI International, Research Triangle Park, NC 27709 USA
(919) 248-9217 desk, (919) 672-5031 cell, [email protected]
Search for other works by this author on:
Matthew Lueck;
Matthew Lueck
Center for Materials and Electronic Technologies, RTI International, Research Triangle Park, NC 27709 USA
Search for other works by this author on:
Chris Gregory;
Chris Gregory
Center for Materials and Electronic Technologies, RTI International, Research Triangle Park, NC 27709 USA
Search for other works by this author on:
Alan Huffman;
Alan Huffman
Center for Materials and Electronic Technologies, RTI International, Research Triangle Park, NC 27709 USA
Search for other works by this author on:
John M. Lannon, Jr.;
John M. Lannon, Jr.
Center for Materials and Electronic Technologies, RTI International, Research Triangle Park, NC 27709 USA
Search for other works by this author on:
Dorota S. Temple
Dorota S. Temple
Center for Materials and Electronic Technologies, RTI International, Research Triangle Park, NC 27709 USA
Search for other works by this author on:
International Symposium on Microelectronics (2010) 2010 (1): 000028–000035.
Citation
Jason D. Reed, Matthew Lueck, Chris Gregory, Alan Huffman, John M. Lannon, Dorota S. Temple; Low Temperature Bonding of High Density Large Area Array Interconnects for 3D Integration. International Symposium on Microelectronics 1 January 2010; 2010 (1): 000028–000035. doi: https://doi.org/10.4071/isom-2010-TA1-Paper5
Download citation file:

26
Views
Citing articles via
Verification of Compartmental Electromagnetic Interference Shielding Effect with imprint-Through Mold Via (i-TMV) for RF modules
Motohiro Negishi, Tomoaki Shibata, Xinrong Li, Naoya Suzuki
Emergence of Glass Solutions for 5G and Heterogeneous Integration
Aric B. Shorey, Shelby F. Nelson, David Levy, Paul Ballentine
Fine-pitch Copper Pillar Flip Chips in High Reliability Applications
Catherine Farnum, Kaysar Rahim, Ph.D.
Highly accelerated lifetime testing in power electronics
Bernhard Czerny, Golta Khatibi
Implementation of Trusted Manufacturing & AI-based process optimization into microelectronic manufacturing research environments
K.-F. Becker, S. Voges, P. Fruehauf, M. Heimann, S. Nerreter, R. Blank, M. Erdmann, S. Gottwald, A. Hofmeister, M. Hesse, M. Thies, S. Mehrafsun, R. Fust, E. Beck, J. Pawlikowski, B. Schröder, C. Voight, T. Braun, M. Schneider-Ramelow