The ground surface perturbation lattice (GSPL) is proposed to suppress parallel-plate noise in mixed signal systems. The design concept of the GSPL structure consists of circular pads and multiple vias in order to enhance the bandwidth of the mushroom like EBG structure. The present paper investigates the usability of a miniaturized GSPL for noise/coupling mitigation in packaging applications. A sensitivity analysis of the bandgap region with respect to the position of the vias, the radius of the patch and the dielectric permittivity is performed. It is proven how several parameters allow shifting the band gap region and designing the power bus according to the desired specifications. The signal integrity (SI) is also investigated by considering a line routed from top to bottom layer and comparing the GSPL structure with a standard PWR/GND layer. Because of the absence of etched PWR/GND layer, it is demonstrated how the GSPL represents a viable solution for the noise mitigation in mixed signal applications.
Skip Nav Destination
Article navigation
Research Article|
January 01 2010
A Miniaturized Ground Surface Perturbation Lattice for Noise/Coupling Mitigation in Packaging Applications Open Access
Antonio Ciccomancini Scogna
CST of America, 492 Old Connecticut Path, #505, 01701 Framingham, MA
Phone: +1/ 508-665-4400, fax: +1/508-665-4401 – email - [email protected]
Search for other works by this author on:
International Symposium on Microelectronics (2010) 2010 (1): 000400–000407.
Citation
Antonio Ciccomancini Scogna; A Miniaturized Ground Surface Perturbation Lattice for Noise/Coupling Mitigation in Packaging Applications. International Symposium on Microelectronics 1 January 2010; 2010 (1): 000400–000407. doi: https://doi.org/10.4071/isom-2010-WA2-Paper2
Download citation file:

10
Views
Citing articles via
Verification of Compartmental Electromagnetic Interference Shielding Effect with imprint-Through Mold Via (i-TMV) for RF modules
Motohiro Negishi, Tomoaki Shibata, Xinrong Li, Naoya Suzuki
Emergence of Glass Solutions for 5G and Heterogeneous Integration
Aric B. Shorey, Shelby F. Nelson, David Levy, Paul Ballentine
Fine-pitch Copper Pillar Flip Chips in High Reliability Applications
Catherine Farnum, Kaysar Rahim, Ph.D.
Highly accelerated lifetime testing in power electronics
Bernhard Czerny, Golta Khatibi
Implementation of Trusted Manufacturing & AI-based process optimization into microelectronic manufacturing research environments
K.-F. Becker, S. Voges, P. Fruehauf, M. Heimann, S. Nerreter, R. Blank, M. Erdmann, S. Gottwald, A. Hofmeister, M. Hesse, M. Thies, S. Mehrafsun, R. Fust, E. Beck, J. Pawlikowski, B. Schröder, C. Voight, T. Braun, M. Schneider-Ramelow