Due to the increasing overall complexity and integration, electronic engineers are faced every day with ever more complicated ElectroMagnetic Interference (EMI) issues. As a result many first prototypes fail to pass all EMI certification tests causing a big loss of time and profit. Up to now, debugging EMI issues has mostly been done in costly EMI chambers. Moreover these tests are done rather late in the design cycle when there is not much flexibility left to implement the optimal and most cost-efficient EMI mitigation methods. Simulations offer a lot a flexibility when estimating the EMI impact of different elements in the electronic system and can really help to find the real sources for possible EMI issues. By having this knowledge very early in the design stage, one can implement cheap, yet effective EMI mitigation methods without resorting to more costly EMI suppressors like shielded connectors, chokes, or specially-designed enclosures. Unfortunately, due to the complexity, most of EMI problems require excessive computer resources both in terms of simulation time as computer memory. However, thanks to recent advances in the adoption of GPU parallel processing technology to modern EM simulation tools, it becomes feasible to accurately solve complex EMI problems within a reasonable amount of time. This paper gives an overview of some efficient methodologies that are currently used by within Nvidia for cost-effective EMI suppression techniques by means of a virtual EMI lab and this both early in the design process or after physically testing a first prototype . The challenges that were successfully tackled include (i) the optimal routing of on a multi-layered Printed Circuit Board (PCB), (ii) the use of on-board shielding, (iii) the influence of grounding to a connector-to-PCB transition, (iv) simultaneous switching output (SSO) noise emission reduction, and (v) estimating the influence of the exact location of an ESD diode.
Skip Nav Destination
Article navigation
Research Article|
January 01 2010
Implementation of a Virtual EMI Lab to Cost-Effectively Tackle Multi-Gigahertz EMI Challenges
Hany Fahmy;
Nvidia Corporation, 2701 San Tomas Expressway, Santa Clara, CA, 95050, USA.
Search for other works by this author on:
Chen Wang;
Nvidia Corporation, 2701 San Tomas Expressway, Santa Clara, CA, 95050, USA.
Search for other works by this author on:
Davy Pissoort;
Zeedijk 101, B8400 Oostende, Belgium, KHBO –FMEC, K.U. Leuven Association
Search for other works by this author on:
Amolak Badesha
Agilent Technologies, 5301 Stevens Creek Blvd, Santa Clara, CA, 95050, USA.
Search for other works by this author on:
International Symposium on Microelectronics (2010) 2010 (1): 000580–000587.
Citation
Hany Fahmy, Chen Wang, Davy Pissoort, Amolak Badesha; Implementation of a Virtual EMI Lab to Cost-Effectively Tackle Multi-Gigahertz EMI Challenges. International Symposium on Microelectronics 1 January 2010; 2010 (1): 000580–000587. doi: https://doi.org/10.4071/isom-2010-WP2-Paper4
Download citation file:

16
Views
Citing articles via
Verification of Compartmental Electromagnetic Interference Shielding Effect with imprint-Through Mold Via (i-TMV) for RF modules
Motohiro Negishi, Tomoaki Shibata, Xinrong Li, Naoya Suzuki
Emergence of Glass Solutions for 5G and Heterogeneous Integration
Aric B. Shorey, Shelby F. Nelson, David Levy, Paul Ballentine
Fine-pitch Copper Pillar Flip Chips in High Reliability Applications
Catherine Farnum, Kaysar Rahim, Ph.D.
Highly accelerated lifetime testing in power electronics
Bernhard Czerny, Golta Khatibi
Implementation of Trusted Manufacturing & AI-based process optimization into microelectronic manufacturing research environments
K.-F. Becker, S. Voges, P. Fruehauf, M. Heimann, S. Nerreter, R. Blank, M. Erdmann, S. Gottwald, A. Hofmeister, M. Hesse, M. Thies, S. Mehrafsun, R. Fust, E. Beck, J. Pawlikowski, B. Schröder, C. Voight, T. Braun, M. Schneider-Ramelow