Coreless substrate technology has been viewed as the holy grail of organic substrates for a long time. The benefit of this substrate concept is to reach the same level of wireability as in multi-layer ceramic substrates at lower cost and better electrical performance. Most approaches to date were based on materials like ABF or other resin systems with little reinforcement which resulted in substrates which were very prone to warping before die assembly and even more so after die attach. Here, the approach is to pattern plate the circuit pattern on a temporary carrier. In a second step, studs are plated for the future via interconnections. In a third step, prepreg is laminated over the prior structures. If a copper foil is included in the lamination step then the studs are accessed with etching openings in the copper foil and cleaning the top of the pillars to allow a plated connection in a pattern plating process. By repeating the appropriate steps of above on this substructure, a multi-layer coreless substrate can be built. The strength is equivalent to PBGA type substrates of equivalent thickness.
Skip Nav Destination
Article navigation
Research Article|
January 01 2010
A New Coreless Substrate Technology
Bernd K. Appelt;
ASE Group Inc., 3590 Peterson Way, Santa Clara, CA 95054
[email protected], +1.408.768.8533
Search for other works by this author on:
Yi-Shao Lai
Yi-Shao Lai
2Nantze Export Zone, Kaohsiung, Taiwan
Search for other works by this author on:
International Symposium on Microelectronics (2010) 2010 (1): 000842–000846.
Citation
Bernd K. Appelt, Alex S.F. Huang, Bruce Su, Yi-Shao Lai; A New Coreless Substrate Technology. International Symposium on Microelectronics 1 January 2010; 2010 (1): 000842–000846. doi: https://doi.org/10.4071/isom-2010-THA3-Paper3
Download citation file:

222
Views
Citing articles via
Verification of Compartmental Electromagnetic Interference Shielding Effect with imprint-Through Mold Via (i-TMV) for RF modules
Motohiro Negishi, Tomoaki Shibata, Xinrong Li, Naoya Suzuki
Emergence of Glass Solutions for 5G and Heterogeneous Integration
Aric B. Shorey, Shelby F. Nelson, David Levy, Paul Ballentine
Fine-pitch Copper Pillar Flip Chips in High Reliability Applications
Catherine Farnum, Kaysar Rahim, Ph.D.
Highly accelerated lifetime testing in power electronics
Bernhard Czerny, Golta Khatibi
Implementation of Trusted Manufacturing & AI-based process optimization into microelectronic manufacturing research environments
K.-F. Becker, S. Voges, P. Fruehauf, M. Heimann, S. Nerreter, R. Blank, M. Erdmann, S. Gottwald, A. Hofmeister, M. Hesse, M. Thies, S. Mehrafsun, R. Fust, E. Beck, J. Pawlikowski, B. Schröder, C. Voight, T. Braun, M. Schneider-Ramelow